高稳定100KHz时钟发生电路,100khz clock generator
高稳定100KHz时钟发生电路,100khz clock generator
关键字：高稳定100KHz时钟发生电路
Build A 100Khz Crystal Calibrator
By N1HFX
There is a great deal of old amateur gear which many amateurs have decided to restore and bring back to life. While much of the early amateur transceivers work just fine they usually lack a digital readout and must rely on analog dials for tuning. The problem of dial calibration is complicated by the non-linear effects of tuning capacitors. This month's circuit is a 100Khz crystal calibrator using an inexpensive microprocessor crystal and CMOS IC's which are readily available at Radio Shack.
The main problem with building a 100Khz oscillator is the unavailability of 100Khz crystals. Even if you find a vendor willing to cut such a crystal for you, plan on paying $20 or more not including shipping charges. The circuit in Figure 1 uses an inexpensive 8Mhz microprocessor crystal which can be easily obtained from most parts suppliers for about $1. Using a 74HCT393 binary counter IC, we can easily divide down the 8 MHz signal from our crystal into 100Khz or almost any frequency we need.
The circuit in Figure 1 uses a couple of NAND gates (74HCT00 IC) for our 8Mhz crystal oscillator. Capacitor C2 actually helps us tune the crystal to the exact frequency, Use any value of C2 from about 22pf to about 82pf to get the oscillator on frequency. In the prototype, 68pf worked fine for most of the crystals tested. For an exact frequency, replace C2 with a 22pf and add a 50pf trimmer capacitor in parallel. By adjusting the 50pf trimmer capacitor, we can easily get the crystal exactly on frequency. The first NAND gate is our oscillator while the second NAND gate acts as a buffer and conditions the signal. This signal is then fed into the clock pulse input of one of the 4 bit binary counters in IC2. By taking the output from the Q3 signal, we have now divided the signal by 16 giving us 500Khz. This signal is now fed into the clock pulse input of the second 4 bit binary counter. In the first counter we tied the MR (clock reset) line to ground. In the second counter, we need the count to reset when we reach a binary five, which will allow us to divide the 500Khz by 5. For this counter, we used the last 2 remaining NAND gates in IC1 to detect the desired value. When we reach the correct reset interval, the MR line goes high resetting the counter to zero and allowing us to effectively divide by 5. The 100Khz output is taken from the Q2 line and is coupled through capacitor C4.
If you prefer, this circuit can be easily changed to a 50Khz calibrator by wiring pins 13 & 14 of IC1 into pins 10 and 8 of IC2. See Figure 2 for details. This arrangement makes the second counter reset at binary 10 which divides the 500Khz by 10 giving us the desired 50Khz.
The HCT series CMOS logic IC's require a 5 volt power supply just like the old TTL logic series. In this circuit we used a 5 volt zener diode, D1, along with resistor R2 to get 12 volts down to 5 volts. Capacitor C3 is used primarily for bypassing the oscillator and must be used in this circuit. If you prefer to power this circuit from a 9 volt battery, then reduce resistor R2 to 220 ohms for best performance.
If you plan to install this circuit inside a transceiver, feed the output directly to the receiver front end. Make certain you have connected it after the TR relay so that the circuit doesn't get zapped by RF from the transmitter side. Also, you will want to install an ON/OFF switch which will interrupt the 12V line going to the circuit. As with all static sensitive CMOS IC's, use special handling precautions and do not leave out those IC sockets.
This circuit has been found to generate accurate birdies at every 100Khz and will be an excellent aid in getting that old rig right on frequency. The accuracy of the 100Khz birdies will depend on how close the 8Mhz oscillator is on frequency. With the difficulty in getting crystals for specific frequencies, this circuit gives new meaning to the words "Divide and Conquer".
要产生100千赫兹频率的电路，如果采用晶体管搭建的LC震荡电路，当要求频率很稳定时比较困难，而采用晶体震荡器则容易实现，而低频率的晶体震荡器又不容易获得，下面的电路就能够将频率较高的晶体震荡器通过适当的电路输出频率较低的信号。
电路原理简单，通过IC1的门电路，晶体以及外围电路组成8M赫兹震荡器，通过IC2分频获得100千赫兹信号。
DE N1HFX
下图是产生50千赫兹的电路，13脚接上图的IC2的6脚就可以了。
元件清单
Parts List
| C1
声明：本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人，不代表电子发烧友网立场。文章及其配图仅供工程师学习之用，如有内容侵权或者其他违规问题，请联系本站处理。
举报投诉
发布评论请先 登录 相关推荐 求助，有适合100kHz~500kHz的集成放大器芯片吗？
如题，Ti 有适合100kHz~500kHz 的集成放大器芯片吗？功率不超过50w，单电源供电的。
目前看到的绝大部分是音频功放。
发表于 10-16 07:34
频响范围100hz~20khz 与60hz-20khz哪个好在比较频响范围100Hz 20kHz与60Hz 20kHz哪个更好时，可以从以下几个方面进行分析： 一、频响范围的定义 频率范围 ：音箱最低有效回放频率与最高有效回放频率之间的范围，单位赫兹（Hz
INA128对100kHz 2mV的100倍放大，怎么达不到？
在输入信号为100kHz 2mV时，选用的电阻为505.1Ω，设计增益为100，但仿真出来的结果是181mV，增益为90.5。可是INA128的增益带宽积在G=100时，可达到200kHz
发表于 09-20 08:28
OPA564-Q1从20kHz~100kHz这个频段的THD+N指标是多少呢？OPA564-Q1的信号频率范围是1k~100kHz，输入电压峰值10v（即峰峰值+-10v，其中DAC为20位，最大支持+-15v的电压峰峰值输出）；OPA564-Q1的输出负载为感性负载（直流电阻4欧，电感
发表于 09-13 07:45
TLV3501输入的正弦超过100KHz输出的方波就会出现失真，怎么解决？按照技术手册做的一个过零比较器，但是输入的正弦（峰峰值2V）超过100KHz输出的方波就会出现失真？怎么办。
发表于 08-26 07:29
OPA365芯片明明增益带宽50MHz，为什么噪声密度曲线只到100KHz，后面频率就没了呢？
诸位大牛好！我想请教下，TI的OPA365芯片明明增益带宽50MHz，但为什么噪声密度曲线只到100KHz，后面频率就没了呢？
如果想知道其工作在500KHz的噪声密度怎么办？谢谢诸位解答！！！祝心情愉快~
发表于 08-21 07:33
OPA2333积分电路100k频率不放大是怎么回事？
图一20mv 50hz正常放大；图二20mv 100khz放大信号过小。有什么办法可以100khz放大20mv到1V
发表于 08-05 08:00
LF353运放输入20khz的正弦波，低通滤波截止频率100khz后有相位差如何解决？
运放输入20khz的正弦波，低通滤波截止频率100khz后有相位差，有啥办法解决吗
发表于 07-31 06:00
求助，关于AMC1200采样50KHZ模拟信号问题求解
需要对50KHZ，高2.6V，低0V的方波模拟信号进行隔离采样，考虑使用AMC1200芯片是否合适，因为我看手册其带宽只有100KHZ不对我模拟信号大多少，而且该芯片上升下降时间也达到us级压摆率很低估计不能很好跟踪到输入高频
发表于 07-30 07:47
ESP8266EX PWM时钟预分频器可以修改吗？ESP8266EX文件表明最大PWM频率为1Khz。我需要 20Khz 到 100Khz。PWM时钟预分频器可以修改吗？
我对Delta_Sigma硬件有同样的问题。
发表于 07-19 10:53
使用CX3为EVAL_PASCO2_SENSOR添加寄存器，i2c运行频率如何设置为100kHz？ 并为我的图像EVAL_PASCO2_SENSOR添加寄存器。 i2c默认运行频率为 400kHz，如何将其设置为 100kHz？
发表于 03-06 06:50
AnaPico多通道矢量信号源100KHz至40GHzAPVSGXX-X 系列是高速切换APVSG系列矢量信号发生器的多通道版本，覆盖从 100 kHz 到 4、6、12、20 或 40 GHz 的连续频率范围。可实现出色的超快的相位同步和相参输出的频率扫描、啁啾、脉冲内调制、脉冲
PC5028可调频率输出内置驱动MOSFET低至100KHZ频率宽压输入输出，14µA•1.2µA的低关断IQ•100%工作循环通过模式同步MOSFET•100kHz的可编程开关频率至3MHz•从100kHz到3MHz与外部时钟同步•低EMI扩频•可选择的连续
发表于 12-25 18:23
AD7740输出频率不稳定怎么解决？使用AD7740进行电压与频率的转换，供电电压采用稳定的5V，时钟采用FPGA给定100KHz，工作在BUF=0的状态，将输入电压连接到GND，然后输出频率按照计算应该为10K，可是输出频率不
发表于 12-07 07:00
版权所有 © 湖南华秋数字科技有限公司 长沙市望城经济技术开发区航空路6号手机智能终端产业园2号厂房3层（0731-88081133） 电子发烧友 （电路图） 湘公网安备43011202000918 工商网监
湘ICP备2023018690号-1
|
评论