完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>
?? HC42和CD74HCT42 BCD-to-Decimal解码器利用硅栅CMOS技术实现类似于LSTTL解码器的运行速度,具有低功耗标准CMOS集成电路。这些器件能够驱动10个LSTLL负载,并与标准LS逻辑系列兼容。根据BCD输入选择十个输出之一(选择低电平)。无效的BCD输入导致没有选择任何输出(所有输出均为高电平)。
V OL 时为1μA,V OH
| Function |
| Technology Family |
| VCC (Min) (V) |
| VCC (Max) (V) |
| Channels (#) |
| Voltage (Nom) (V) |
| F @ Nom Voltage (Max) (Mhz) |
| ICC @ Nom Voltage (Max) (mA) |
| tpd @ Nom Voltage (Max) (ns) |
| Configuration |
| Type |
| IOL (Max) (mA) |
| IOH (Max) (mA) |
| Rating |
| Operating Temperature Range (C) |
| Package Group |
| Package Size: mm2:W x L (PKG) |
| Bits (#) |
| Digital input leakage (Max) (uA) |
| ESD Charged Device Model (kV) |
| ESD HBM (kV) |
| CD74HC42 | CD54HC42 |
|---|---|
| Decoder Demultiplexer | Decoder/Demultiplexer |
| HC | HC |
| 2 | 2 |
| 6 | 6 |
| 1 | 1 |
| 3.3 5 | 3.3 5 |
| 28 | 28 |
| 0.08 | 0.08 |
| 30 | 30 |
| 4:10 | 4:10 |
| Standard | Standard |
| 5.2 | 5.2/-5.2 |
| -5.2 | |
| Catalog | Military |
| -55 to 125 | -55 to 125 |
| PDIP SOIC | CDIP |
| See datasheet (PDIP) 16SOIC: 59 mm2: 6 x 9.9(SOIC) | See datasheet (CDIP) |
| 10 | 10 |
| 5 | 5 |
| 0.75 | 0.75 |
| 2 | 2 |
| 无样片 | 无样片 |