完善资料让更多小伙伴认识你，还能领取20积分哦，立即完善>
CD4514B and CD4515B consist of a 4-bit strobed latch and a 4-to-16-line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0 (CD4514B) or 1 (CD4515B) regardless of the state of the data or strobe inputs.
The decode truth table indicates all combinations of data inputs and appropriate selected outputs.
These devices are similar to industry types MC14514 and MC14515.
The CD4514B and CD4515B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), and 16-lead small-outline packages (M and M96 suffixes).
CD4514B输出“高”选择
CD4515B输出“低”选择
从Harris Semiconductor获取数据表。
| Function |
| Technology Family |
| VCC (Min) (V) |
| VCC (Max) (V) |
| Channels (#) |
| Voltage (Nom) (V) |
| F @ Nom Voltage (Max) (Mhz) |
| ICC @ Nom Voltage (Max) (mA) |
| tpd @ Nom Voltage (Max) (ns) |
| Configuration |
| Type |
| IOL (Max) (mA) |
| IOH (Max) (mA) |
| Rating |
| Operating Temperature Range (C) |
| Package Group |
| Package Size: mm2:W x L (PKG) |
| Bits (#) |
| Digital input leakage (Max) (uA) |
| ESD Charged Device Model (kV) |
| ESD HBM (kV) |
| CD4514B |
|---|
| Decoder Demultiplexer |
| CD4000 |
| 3 |
| 18 |
| 4 |
| 5 10 15 |
| 8 |
| 0.3 |
| 370 |
| 4:16 |
| Standard |
| 1.5 |
| -1.5 |
| Catalog |
| -55 to 125 |
| SOIC |
| 24SOIC: 160 mm2: 10.3 x 15.5(SOIC) |
| 16 |
| 5 |
| 0.75 |
| 2 |
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
长沙市望城经济技术开发区航空路6号手机智能终端产业园2号厂房3层（0731-88081133）
电子发烧友 （电路图） 湘公网安备43011202000918
工商网监
湘ICP备2023018690号-1
