完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>
数据: High-Speed CMOS Logic 3- to 8-Line Inverting Decoder/Demultiplexer 数据表
CD74HC138是一款高速硅栅CMOS解码器,非常适合存储器地址解码或数据路由应用。该电路具有低功耗,通常与CMOS电路相关,但速度可与低功耗肖特基TTL逻辑相媲美。该电路有三个二进制选择输入(A0,A1和A2)。如果器件使能,这些输入将确定HC138的8个常高输出中的哪一个将变低。
两个低电平有效和一个高电平有效( E1 , E2 和E3)以简化解码器的级联。解码器的8个输出可以驱动10个低功率肖特基TTL等效负载。
Function |
Technology Family |
VCC (Min) (V) |
VCC (Max) (V) |
Channels (#) |
Voltage (Nom) (V) |
F @ Nom Voltage (Max) (Mhz) |
ICC @ Nom Voltage (Max) (mA) |
tpd @ Nom Voltage (Max) (ns) |
Configuration |
Type |
IOL (Max) (mA) |
IOH (Max) (mA) |
Rating |
Operating Temperature Range (C) |
Package Group |
Package Size: mm2:W x L (PKG) |
Bits (#) |
Digital input leakage (Max) (uA) |
ESD Charged Device Model (kV) |
ESD HBM (kV) |
CD74HC138-Q1 | CD54HC138 | CD74HC138 |
---|---|---|
Decoder | Decoder/Demultiplexer | Decoder Demultiplexer |
HC | HC | HC |
2 | 2 | 2 |
6 | 6 | 6 |
1 | 1 | 1 |
3.3 5 | 3.3 5 | 3.3 5 |
28 | 28 | 28 |
0.08 | 0.08 | 0.08 |
30 | 30 | 30 |
3:8 | 3:8 | 3:8 |
Push-pull Inverting Non-inverting | Standard | Standard |
5.2 | 5.2/-5.2 | 5.2 |
-5.2 | -5.2 | |
Automotive | Military | Catalog |
-40 to 125 | -55 to 125 | -55 to 125 |
SOIC | CDIP | PDIP SOIC |
16SOIC: 59 mm2: 6 x 9.9(SOIC) | See datasheet (CDIP) | See datasheet (PDIP) 16SOIC: 59 mm2: 6 x 9.9(SOIC) |
8 | 8 | 8 |
5 | 5 | 5 |
0.75 | 0.75 | 0.75 |
2 | 2 | 2 |
无样片 |