--- 产品详情 ---
Function | Clock divider, Fanout |
Additive RMS jitter (Typ) (fs) | 150 |
Output frequency (Max) (MHz) | 800 |
Number of outputs | 3 |
Output supply voltage (V) | 3.3 |
Core supply voltage (V) | 3.3 |
Output skew (ps) | 30 |
Features | Pin programmable |
Operating temperature range (C) | -40 to 85 |
Rating | Catalog |
Output type | 1-LVCMOS No of outputs = 3 LVPECL, LVCMOS, LVPECL |
Input type | LVPECL |
- Distributes One Differential Clock Input to Three LVPECL Differential Clock Outputs and One LVCMOS Single-Ended Output
- Programmable Output Divider for Two LVPECL Outputs and LVCMOS Output
- Low-Output Skew 15 ps (Typical) for Clock-Distribution Applications for LVPECL Outputs; 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise
- VCC Range 3 V-3.6 V
- Signaling Rate Up to 800-MHz LVPECL and 200-MHz LVCMOS
- Differential Input Stage for Wide Common-Mode Range
- Provides VBB Bias Voltage Output for Single-Ended Input Signals
- Receiver Input Threshold ±75 mV
- 24-Terminal QFN Package (4 mm × 4 mm)
- Accepts Any Differential Signaling: LVDS, HSTL, CML, VML, SSTL-2, and Single-Ended: LVTTL/LVCMOS
The CDCM1804 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential clock outputs Y[2:0] and Y[2:0], with minimum skew for clock distribution. The CDCM1804 is specifically designed for driving 50- transmission lines. Additionally, the CDCM1804 offers a single-ended LVCMOS output Y3. This output is delayed by 1.6 ns over the three LVPECL output stages to minimize noise impact during signal transitions.
The CDCM1804 has three control terminals, S0, S1, and S2, to select different output mode settings. The S[2:0] terminals are 3-level inputs and therefore allow up to 33 = 27 combinations. Additionally, an enable terminal (EN) is provided to disable or enable all outputs simultaneously. The EN terminal is a 3-level input as well and extends the number of settings to 2 × 27 = 54.
The CDCM1804 is characterized for operation from -40°C to 85°C.
For use in single-ended driver applications, the CDCM1804 also provides a VBB output terminal that can be directly connected to the unused input as a common-mode voltage reference.
为你推荐
-
TI数字多路复用器和编码器SN54HC1512022-12-23 15:12
-
TI数字多路复用器和编码器SN54LS1532022-12-23 15:12
-
TI数字多路复用器和编码器CD54HC1472022-12-23 15:12
-
TI数字多路复用器和编码器CY74FCT2257T2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS258A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74AHCT1582022-12-23 15:12
-
如何利用运算放大器设计振荡电路?2023-08-09 08:08
-
【PCB设计必备】31条布线技巧2023-08-03 08:09
-
电动汽车直流快充方案设计【含参考设计】2023-08-03 08:08
-
Buck电路的原理及器件选型指南2023-07-31 22:28
-
100W USB PD 3.0电源2023-07-31 22:27
-
千万不要忽略PCB设计中线宽线距的重要性2023-07-31 22:27
-
基于STM32的300W无刷直流电机驱动方案2023-07-06 10:02
-
上新啦!开发板仅需9.9元!2023-06-21 17:43
-
参考设计 | 2KW AC/DC数字电源方案2023-06-21 17:43
-
千万不能小瞧的PCB半孔板2023-06-21 17:34