--- 产品详情 ---
Function | Zero-delay |
Additive RMS jitter (Typ) (fs) | 200 |
Output frequency (Max) (MHz) | 125 |
Number of outputs | 9 |
Output supply voltage (V) | 3.3 |
Core supply voltage (V) | 3.3 |
Output skew (ps) | 200 |
Operating temperature range (C) | 0 to 70 |
Rating | Catalog |
Output type | TTL |
Input type | TTL |
- Use CDCVF2509A as a Replacement for this Device
- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package
The CDC509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC509 operates at 3.3-V VCC and is designed to drive up to five clock loads per output.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AVCC to ground.
The CDC509 is characterized for operation from 0°C to 70°C.
为你推荐
-
TI数字多路复用器和编码器SN54HC1512022-12-23 15:12
-
TI数字多路复用器和编码器SN54LS1532022-12-23 15:12
-
TI数字多路复用器和编码器CD54HC1472022-12-23 15:12
-
TI数字多路复用器和编码器CY74FCT2257T2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS258A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74AHCT1582022-12-23 15:12
-
如何利用运算放大器设计振荡电路?2023-08-09 08:08
-
【PCB设计必备】31条布线技巧2023-08-03 08:09
-
电动汽车直流快充方案设计【含参考设计】2023-08-03 08:08
-
Buck电路的原理及器件选型指南2023-07-31 22:28
-
100W USB PD 3.0电源2023-07-31 22:27
-
千万不要忽略PCB设计中线宽线距的重要性2023-07-31 22:27
-
基于STM32的300W无刷直流电机驱动方案2023-07-06 10:02
-
上新啦!开发板仅需9.9元!2023-06-21 17:43
-
参考设计 | 2KW AC/DC数字电源方案2023-06-21 17:43
-
千万不能小瞧的PCB半孔板2023-06-21 17:34