--- 产品详情 ---
Number of channels (#) | 1 |
Technology Family | AUC |
Supply voltage (Min) (V) | 0.8 |
Supply voltage (Max) (V) | 2.7 |
Input type | Standard CMOS |
Output type | Push-Pull |
Clock Frequency (Max) (MHz) | 275 |
IOL (Max) (mA) | 9 |
IOH (Max) (mA) | -9 |
ICC (Max) (uA) | 10 |
Features | Balanced outputs, Ultra high speed (tpd <5ns), Over-voltage tolerant inputs, Partial power down (Ioff) |
- Available in the Texas Instruments NanoFree? Package
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Ioff Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max tpd of 1.5 ns at 1.8 V
- Low Power Consumption, 10-μA Max ICC
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
NanoFree Is a trademark of Texas Instruments
This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.
NanoFree? package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
为你推荐
-
TI数字多路复用器和编码器SN54HC1512022-12-23 15:12
-
TI数字多路复用器和编码器SN54LS1532022-12-23 15:12
-
TI数字多路复用器和编码器CD54HC1472022-12-23 15:12
-
TI数字多路复用器和编码器CY74FCT2257T2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS258A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74AHCT1582022-12-23 15:12
-
如何利用运算放大器设计振荡电路?2023-08-09 08:08
-
【PCB设计必备】31条布线技巧2023-08-03 08:09
-
电动汽车直流快充方案设计【含参考设计】2023-08-03 08:08
-
Buck电路的原理及器件选型指南2023-07-31 22:28
-
100W USB PD 3.0电源2023-07-31 22:27
-
千万不要忽略PCB设计中线宽线距的重要性2023-07-31 22:27
-
基于STM32的300W无刷直流电机驱动方案2023-07-06 10:02
-
上新啦!开发板仅需9.9元!2023-06-21 17:43
-
参考设计 | 2KW AC/DC数字电源方案2023-06-21 17:43
-
千万不能小瞧的PCB半孔板2023-06-21 17:34