--- 产品详情 ---
Number of channels (#) | 20 |
Technology Family | ALVC |
Supply voltage (Min) (V) | 1.65 |
Supply voltage (Max) (V) | 3.6 |
Input type | Standard CMOS |
Output type | 3-State |
Clock Frequency (Max) (MHz) | 150 |
IOL (Max) (mA) | 12 |
IOH (Max) (mA) | -12 |
ICC (Max) (uA) | 40 |
Features | Balanced outputs, Very high speed (tpd 5-10ns), Over-voltage tolerant inputs, Damping resistors, Bus-hold, Flow-through pinout |
- Member of the Texas Instruments Widebus? Family
- EPIC? (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages
NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR.
Widebus, EPIC are trademarks of Texas Instruments.
This 20-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH162841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.
The SN74ALVCH162841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.
A buffered output-enable (1OE\ or 2OE\) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OE\ does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The outputs, which are designed to sink up to 12 mA, include equivalent 26- resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN74ALVCH162841 is characterized for operation from -40°C to 85°C.
为你推荐
-
TI数字多路复用器和编码器SN54HC1512022-12-23 15:12
-
TI数字多路复用器和编码器SN54LS1532022-12-23 15:12
-
TI数字多路复用器和编码器CD54HC1472022-12-23 15:12
-
TI数字多路复用器和编码器CY74FCT2257T2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74LVC157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS258A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS257A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74ALS157A2022-12-23 15:12
-
TI数字多路复用器和编码器SN74AHCT1582022-12-23 15:12
-
如何利用运算放大器设计振荡电路?2023-08-09 08:08
-
【PCB设计必备】31条布线技巧2023-08-03 08:09
-
电动汽车直流快充方案设计【含参考设计】2023-08-03 08:08
-
Buck电路的原理及器件选型指南2023-07-31 22:28
-
100W USB PD 3.0电源2023-07-31 22:27
-
千万不要忽略PCB设计中线宽线距的重要性2023-07-31 22:27
-
基于STM32的300W无刷直流电机驱动方案2023-07-06 10:02
-
上新啦!开发板仅需9.9元!2023-06-21 17:43
-
参考设计 | 2KW AC/DC数字电源方案2023-06-21 17:43
-
千万不能小瞧的PCB半孔板2023-06-21 17:34