具有清零端的六路 D 型触发器
| Number of channels (#) | 6 |
| Technology Family | AHC |
| Supply voltage (Min) (V) | 2 |
| Supply voltage (Max) (V) | 5.5 |
| Input type | Standard CMOS |
| Output type | Push-Pull |
| Clock Frequency (Max) (MHz) | 110 |
| IOL (Max) (mA) | 8 |
| IOH (Max) (mA) | -8 |
| ICC (Max) (uA) | 40 |
| Features | Balanced outputs, High speed (tpd 10-50ns), Over-voltage tolerant inputs |
- Operating Range 2-V to 5.5-V VCC
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
- Buffer/Storage Registers
- Shift Registers
- Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
The ?AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR)\ input and are designed for 2-V to 5.5-V VCC operation.
Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.
