企业号介绍

全部
  • 全部
  • 产品
  • 方案
  • 文章
  • 资料
  • 企业

华秋商城

元器件现货采购/代购/选型一站式BOM配单

1.8w 内容数 99w+ 浏览量 181 粉丝

TI处理器TMS320VC5509A

--- 产品详情 ---

定点数字信号处理器
DSP 1 C55x
DSP MHz (Max) 200, 144, 108
CPU 16-bit
Operating system DSP/BIOS
Rating Catalog
Operating temperature range (C) -40 to 85
  • High-Performance, Low-Power, Fixed-Point TMS320C55? Digital Signal Processor
    • 9.26-, 6.95-, 5-ns Instruction Cycle Time
    • 108-, 144-, 200-MHz Clock Rate
    • One/Two Instruction(s) Executed per Cycle
    • Dual Multipliers [Up to 400 Million Multiply-Accumulates per Second (MMACS)]
    • Two Arithmetic/Logic Units (ALUs)
    • Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
  • 128K × 16-Bit On-Chip RAM, Composed of:
    • 64K Bytes of Dual-Access RAM (DARAM) 8 Blocks of 4K × 16-Bit
    • 192K Bytes of Single-Access RAM (SARAM) 24 Blocks of 4K × 16-Bit
  • 64K Bytes of One-Wait-State On-Chip ROM (32K × 16-Bit)
  • 8M × 16-Bit Maximum Addressable External Memory Space (Synchronous DRAM)
  • 16-Bit External Parallel Bus Memory Supporting Either:
    • External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
      • Asynchronous Static RAM (SRAM)
      • Asynchronous EPROM
      • Synchronous DRAM (SDRAM)
    • 16-Bit Parallel Enhanced Host-Port Interface (EHPI) With GPIO Capabilities
  • Programmable Low-Power Control of Six Device Functional Domains
  • On-Chip Scan-Based Emulation Logic
  • On-Chip Peripherals
    • Two 20-Bit Timers
    • Watchdog Timer
    • Six-Channel Direct Memory Access (DMA) Controller
    • Three Serial Ports Supporting a Combination of:
      • Up to 3 Multichannel Buffered Serial Ports (McBSPs)
      • Up to 2 MultiMedia/Secure Digital CardInterfaces
    • Programmable Phase-Locked Loop Clock Generator
    • Seven (LQFP) or Eight (BGA) General-Purpose I/O (GPIO) Pins and a General- Purpose Output Pin (XF)
    • USB Full-Speed (12 Mbps) Slave Port Supporting Bulk, Interrupt and Isochronous Transfers
    • Inter-Integrated Circuit (I2C) Multi-Master and Slave Interface
    • Real-Time Clock (RTC) With Crystal Input, Separate Clock Domain, Separate Power Supply
    • 4-Channel (BGA) or 2-Channel (LQFP) 10-Bit Successive Approximation A/D
  • IEEE Std 1149.1(1) (JTAG) Boundary Scan Logic
  • Packages:
    • 144-Terminal Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
    • 179-Terminal MicroStar BGA? (Ball Grid Array) (GHH and ZHH Suffixes)
    • 179-Terminal Lead-Free MicroStar BGA? (Ball Grid Array) (ZHH Suffix)
  • 1.2-V Core (108 MHz), 2.7-V - 3.6-V I/Os
  • 1.35-V Core (144 MHz), 2.7-V - 3.6-V I/Os
  • 1.6-V Core (200 MHz), 2.7-V - 3.6-V I/Os

All trademarks are the property of their respective owners.
TMS320C55x and MicroStar BGA are trademarks of Texas Instruments.
C55x, eXpressDSP, Code Composer Studio, DSP/BIOS, RTDX, and XDS510 are trademarks of Texas Instruments.

(1) IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The TMS320VC5509A fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP generation CPU processor core. The C55x? DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit × 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The general-purpose input and output functions and the 10-bit A/D provide sufficient pins for status, interrupts, and bit I/O for LCDs, keyboards, and media interfaces. The parallel interface operates in two modes, either as a slave to a microcontroller using the HPI port or as a parallel media interface using the asynchronous EMIF. Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals and three McBSPs.

The 5509A peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM. Additional peripherals include Universal Serial Bus (USB), real-time clock, watchdog timer, and I2C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs) provide glueless interface to a variety of industry-standard serial devices, and multichannel communication with up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallel interface used to provide host processor access to 32K bytes of internal memory on the 5509A. The HPI can be configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety of host processors. The DMA controller provides data movement for six independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers, up to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generation are also included.

The 5509A is supported by the industry?s award-winning eXpressDSP?, Code Composer Studio? Integrated Development Environment (IDE), DSP/BIOS?, Texas Instruments? algorithm standard, and the industry?s largest third-party network. The Code Composer Studio IDE features code generation tools including a C Compiler and Visual Linker, simulator, RTDX?, XDS510? emulation device drivers, and evaluation modules. The 5509A is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters, FFTs, and various math functions) as well as chip and board support libraries.

The TMS320C55x DSP core was created with an open architecture that allows the addition of application-specific hardware to boost performance on specific algorithms. The hardware extensions on the 5509A strike the perfect balance of fixed function performance with programmable flexibility, while achieving low-power consumption, and cost that traditionally has been difficult to find in the video-processor market. The extensions allow the 5509A to deliver exceptional video codec performance with more than half its bandwidth available for performing additional functions such as color space conversion, user-interface operations, security, TCP/IP, voice recognition, and text-to-speech conversion. As a result, a single 5509A DSP can power most portable digital video applications with processing headroom to spare. For more information, see the TMS320C55x Hardware Extensions for Image/Video Applications Programmer?s Reference (literature number SPRU098). For more information on using the the DSP Image Processing Library, see the TMS320C55x Image/Video Processing Library Programmer?s Reference (literature number SPRU037).

为你推荐

  • 如何利用运算放大器设计振荡电路?2023-08-09 08:08

    使用运算放大器设计振荡电路运算放大器的工作原理发明运算放大器的人绝对是天才。中间两端接上电源,当同相输入大于反相输入,右侧就会输出(接近)电源电压(Vcc),如果反过来小于同相输入,则输出0V(负电源)电压。在输出端接上灯泡,假设我想控制灯泡循环亮灭,那就需要一会输出高电平点亮,一会输出低电平熄灭。也就是我需要让左边能自动变化大小,就能实现控制灯泡。如何让电
  • 【PCB设计必备】31条布线技巧2023-08-03 08:09

    相信大家在做PCB设计时,都会发现布线这个环节必不可少,而且布线的合理性,也决定了PCB的美观度和其生产成本的高低,同时还能体现出电路性能和散热性能的好坏,以及是否可以让器件的性能达到最优等。在上篇内容中,小编主要分享了PCB线宽线距的一些设计规则,那么本篇内容,将针对PCB的布线方式,做个全面的总结给到大家,希望能够对养成良好的设计习惯有所帮助。1走线长度
  • 电动汽车直流快充方案设计【含参考设计】2023-08-03 08:08

    大功率直流充电系统架构大功率直流充电设计标准国家大功率充电标准“Chaoji”技术标准设计目标是未来可实现电动汽车充电5分钟行驶400公里。“Chaoji”技术标准主要设计参数如下:最大电压:目前1000V(可扩展到1500V);最大电流:带冷却系统500A(可扩展到600A);不带冷却系统150-200A;最大功率:900KW。大功率直流充电系统架构大功率
  • Buck电路的原理及器件选型指南2023-07-31 22:28

    Buck电路工作原理电源闭合时电压会快速增加,当断开时电压会快速减小,如果开关速度足够快的话,是不是就能把负载,控制在想要的电压值以内呢?假设12V降压到5V,也就意味着,MOS管开关需要42%时间导通,58%时间断开。当42%时间MOS管导通时,电感被充磁储能,同时对电容进行充电,给负载提供电量。当58%时间MOS管断开时,由于电感上的电流不能突变,电路通
    1736浏览量
  • 100W USB PD 3.0电源2023-07-31 22:27

    什么是PD3.0快充?PD快充协议全称“USBPowerDelivery”功率传输协议,简称为“PD协议”。2015年11月,USBPD快充迎来了大版本更新,进入到了USBPD3.0快充时代。USBPD3.0相对于USBPD2.0的变化主要有三方面:增加了对设备内置电池特性更为详细的描述;增加了通过PD通信进行设备软硬件版本识别和软件更新的功能,以及增加了数
    1236浏览量
  • 千万不要忽略PCB设计中线宽线距的重要性2023-07-31 22:27

    想要做好PCB设计,除了整体的布线布局外,线宽线距的规则也非常重要,因为线宽线距决定着电路板的性能和稳定性。所以本篇以RK3588为例,详细为大家介绍一下PCB线宽线距的通用设计规则。要注意的是,布线之前须把软件默认设置选项设置好,并打开DRC检测开关。布线建议打开5mil格点,等长时可根据情况设置1mil格点。PCB布线线宽01布线首先应满足工厂加工能力,
  • 基于STM32的300W无刷直流电机驱动方案2023-07-06 10:02

    如何驱动无刷电机?近些年,由于无刷直流电机大规模的研发和技术的逐渐成熟,已逐步成为工业用电机的发展主流。围绕降低生产成本和提高运行效率,各大厂商也提供不同型号的电机以满足不同驱动系统的需求。现阶段已经在纺织、冶金、印刷、自动化生产流水线、数控机床等工业生产方面应用。无刷直流电机的优点与局限性优点:高输出功率、小尺寸和重量、散热性好、效率高、运行速度范围宽、低
  • 上新啦!开发板仅需9.9元!2023-06-21 17:43

    上新啦!开发板仅需9.9元!
  • 参考设计 | 2KW AC/DC数字电源方案2023-06-21 17:43

    什么是数字电源?数字电源,以数字信号处理器(DSP)或微控制器(MCU)为核心,将数字电源驱动器、PWM控制器等作为控制对象,能实现控制、管理和监测功能的电源产品。它是通过设定开关电源的内部参数来改变其外特性,并在“电源控制”的基础上增加了“电源管理”。所谓电源管理是指将电源有效地分配给系统的不同组件,最大限度地降低损耗。数字电源的管理(如电源排序)必须全部
    1579浏览量
  • 千万不能小瞧的PCB半孔板2023-06-21 17:34

    PCB半孔是沿着PCB边界钻出的成排的孔,当孔被镀铜时,边缘被修剪掉,使沿边界的孔减半,让PCB的边缘看起来像电镀表面孔内有铜。模块类PCB基本上都设计有半孔,主要是方便焊接,因为模块面积小,功能需求多,所以通常半孔设计在PCB单只最边沿,在锣外形时锣去一半,只留下半边孔在PCB上。半孔板的可制造性设计最小半孔最小半孔的工艺制成能力是0.5mm,前提是孔必须
    2616浏览量