资料介绍
The evolution of IC design is driven by a continuous demand for increased performance. This
push translates into more functionality and increasing complexity. Design closure is getting more
difficult to achieve at each subsequent node because of new process effects and variability that
impact design functionality and performance.
More accurate extraction and simulation is required to help designers converge on an optimal
design that has a high certainty of achieving yield at the target specifications, without costly and
time-consuming over-design. Time-to-market pressures dictate that a solution to this problem
must fit into existing design flows for a wide range of design applications and not increase the
cycle time.
Traditional parasitic extraction tools are unable to meet the parasitic accuracy criteria at 28 nm
and below. IC designers at these nodes need to extract parasitics with field solver accuracy to
evaluate the effects of parasitics on circuit timing and functionality, without compromising
performance. Rule-based extractors are fast, but they are not designed to extend to evertightening
accuracy requirements. Traditional field solvers are not designed to deliver the
needed performance. These limitations force designers to build in extra design margins, which
eliminates the benefits of moving to a smaller node in the first place.
Enter Calibre® xACT 3D—a new product designed to provide the reference-level accuracy of a 3D
field solver coupled with fast performance and high scalability. Calibre xACT 3D leverages its
integration into the established best-in-class production design sign-off flow with Calibre LVS
and its device and interconnect modeling infrastructure for maximum usability. This paper
details how the Calibre xACT 3D extraction solution addresses the extraction challenges for
design signoff at advanced nodes.
push translates into more functionality and increasing complexity. Design closure is getting more
difficult to achieve at each subsequent node because of new process effects and variability that
impact design functionality and performance.
More accurate extraction and simulation is required to help designers converge on an optimal
design that has a high certainty of achieving yield at the target specifications, without costly and
time-consuming over-design. Time-to-market pressures dictate that a solution to this problem
must fit into existing design flows for a wide range of design applications and not increase the
cycle time.
Traditional parasitic extraction tools are unable to meet the parasitic accuracy criteria at 28 nm
and below. IC designers at these nodes need to extract parasitics with field solver accuracy to
evaluate the effects of parasitics on circuit timing and functionality, without compromising
performance. Rule-based extractors are fast, but they are not designed to extend to evertightening
accuracy requirements. Traditional field solvers are not designed to deliver the
needed performance. These limitations force designers to build in extra design margins, which
eliminates the benefits of moving to a smaller node in the first place.
Enter Calibre® xACT 3D—a new product designed to provide the reference-level accuracy of a 3D
field solver coupled with fast performance and high scalability. Calibre xACT 3D leverages its
integration into the established best-in-class production design sign-off flow with Calibre LVS
and its device and interconnect modeling infrastructure for maximum usability. This paper
details how the Calibre xACT 3D extraction solution addresses the extraction challenges for
design signoff at advanced nodes.
下载该资料的人也在下载
下载该资料的人还在阅读
更多 >
- 50 V、3 A PNP 低 VCEsat 晶体管-PBSS5350D
- SPTECH硅NPN功率晶体管2N3771-TO-3规格书.pdf 2次下载
- SPTECH硅NPN功率晶体管2SD1662-3PN规格书 3次下载
- SPTECH硅NPN功率晶体管2SD1559-3PN规格书 10次下载
- SPTECH硅NPN功率晶体管2SD1435-3PN规格书 9次下载
- SPTECH硅NPN功率晶体管2SD1026-3PN规格书 10次下载
- SPTECH硅NPN功率晶体管2SD905-TO-3规格书 6次下载
- SPTECH硅NPN功率晶体管2SD850-TO-3规格书 1次下载
- 如何进行场效应晶体管的分类和使用 20次下载
- 自制晶体管耐压测试器 27次下载
- 高清图详解英特尔最新22nm 3D晶体管 0次下载
- 英特尔 3D晶体管 146次下载
- 单级晶体管放大电路故障诊断分析方法
- 晶体管为基础的电路
- 晶体管实验
- PNP晶体管符号和结构 晶体管测试仪电路图 856次阅读
- 晶体管的分类与作用 587次阅读
- 如何提高晶体管的开关速度,让晶体管快如闪电 471次阅读
- 什么是达林顿晶体管?达林顿晶体管的基本电路 3498次阅读
- 如何根据管脚电位判断晶体管 1229次阅读
- 晶体管的分类方式 3119次阅读
- 常见的晶体管加速电路分析 5475次阅读
- 如何防止开关晶体管的损坏 4281次阅读
- CPU中的晶体管的工作原理? 1.3w次阅读
- 磁敏晶体管的工作原理_磁敏晶体管的特性 7151次阅读
- 晶体管的发展史和晶体管的结构特性及晶体管的主要分类及型号概述 1.6w次阅读
- 一文看懂纵向晶体管与横向晶体管的原理及区别 2.8w次阅读
- 晶体管图示仪主要用途_晶体管图示仪使用方法 1.3w次阅读
- 晶体管发明的重要性_晶体管的作用_晶体管工作原理介绍 2.7w次阅读
- 晶体管是谁发明的_晶体管发明时间 3w次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1490次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 92次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 10次下载 | 免费
- 6基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
- 7蓝牙设备在嵌入式领域的广泛应用
- 0.63 MB | 3次下载 | 免费
- 89天练会电子电路识图
- 5.91 MB | 3次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537791次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233045次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多