资料介绍
This book is on the IEEE Standard Hardware Description Language
based on the Verilog® Hardware Description Language (Verilog HDL),
IEEE Std 1364–2001. The intended audiences are engineers involved in
various aspects of digital systems design and manufacturing and students
with the basic knowledge of digital system design. The emphasis of the
book is on using Verilog HDL for the design, verification, and synthesis of
digital systems. We will discuss Register Transfer (RT) level digital system
design, and discuss how Verilog can be used in this design flow.
In the last few years RT level design of digital systems has gone
through significant changes. Beyond simulation and synthesis that are
now part of any RTL design process, we are looking at testbench generation
and automatic verification tools. As with any book on Verilog,
this book covers digital design and Verilog for simulation and synthesis.
However, to ready design engineers for designing, testing, and verifying
large digital system designs, the book contains material for
testbench development and verification. The subjects of testbench and
verification are introduced in Chapter 1. Chapter 2 onwards we concentrate
on Verilog for design and synthesis. This will teach the readers
efficient Verilog coding techniques for describing actual hardware
components. When all of Verilog from a design point of view is presented,
we turn our attention to test and verification. Chapter 6 covers
testbench development techniques and use of assertion verification monitors
for better analysis of a design. Toward the end of the book we put
together our coding techniques for synthesis and testbench development,
and present several RT level designs from design specification to
verification.
- 基于System Verilog中的随机化激励 9次下载
- High-Speed_Digital_System_Design 20次下载
- VHDL,Verilog,System verilog比较 0次下载
- Verilog Coding Style for Efficient Digital Design 0次下载
- Board and System Design Consid
- Digital Oscilloscope 0次下载
- Low-Power Digital Vlsi Design An Overview 0次下载
- Practical Analog and Digital Filter Design 0次下载
- Advanced Digital Design with t
- Digital Design and Computer Ar 0次下载
- System Level Design Model With 0次下载
- pcit32 verilog lattice源代码
- The Verilog Hardware Descripti
- CADENCE SIP DIGITAL SI 0次下载
- CADENCE SIP DIGITAL LAYOUT 0次下载
- 例说Verilog HDL和VHDL区别 2097次阅读
- 使用SystemVerilog调试布局方法 830次阅读
- 二十进制编码器及Verilog HDL描述 Verilog HDL程序的基本结构及特点 2272次阅读
- System Verilog的概念以及与Verilog的对比 1190次阅读
- 什么是文本值? 1087次阅读
- System Verilog中的Mailboxes 2028次阅读
- Verilog程序编写规范 3757次阅读
- Verilog系统函数和边沿检测 2085次阅读
- Verilog HDL和VHDL的区别 1.3w次阅读
- 关于Verilog语言标准层次问题 4912次阅读
- verilog是什么_verilog的用途和特征是什么 4.4w次阅读
- 关于verilog的学习经验简单分享 2800次阅读
- 基于System Verilog的可重用验证平台设计及验证结果分析 2558次阅读
- FPGA开发之算法开发System Generator 7679次阅读
- 基于System Generator的FPGA开发总结 8295次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1490次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 92次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 10次下载 | 免费
- 6基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
- 7蓝牙设备在嵌入式领域的广泛应用
- 0.63 MB | 3次下载 | 免费
- 89天练会电子电路识图
- 5.91 MB | 3次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537791次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233045次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多