电子发烧友App

硬声App

0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示
电子发烧友网>电子资料下载>IC datasheet pdf>SN74LVTH322374,pdf(3.3-V ABT 3

SN74LVTH322374,pdf(3.3-V ABT 3

2010-07-27 | rar | 414 | 次下载 | 5积分

资料介绍

The SN74LVTH322374 is a 32-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

下载该资料的人也在下载 下载该资料的人还在阅读
更多 >

评论

查看更多

下载排行

本周

  1. 1ACDC变换器的原理图免费下载
  2. 0.26 MB   |  63次下载  |  免费
  3. 2转换UART的电压
  4. 660.46KB   |  2次下载  |  免费
  5. 3上电期间电源开关故障毛刺解决方案
  6. 647.51KB   |  2次下载  |  免费
  7. 4如何提高步进电机的运动平滑度和精度
  8. 627.34KB   |  2次下载  |  免费
  9. 5美的超薄电磁炉TM-S1-09B主板原理图
  10. 0.08 MB   |  2次下载  |  免费
  11. 6如何减少步进电机中的可闻噪音
  12. 1.6MB   |  1次下载  |  免费
  13. 7单电源、高输入电压、全波整流器电路
  14. 710.88KB   |  1次下载  |  免费
  15. 8ZX-D36 BLE主从一体蓝牙模块技术手册
  16. 1.23 MB   |  1次下载  |  免费

本月

  1. 1HFSS电磁仿真设计应用详解PDF电子教程免费下载
  2. 24.30 MB   |  130次下载  |  1 积分
  3. 2ACDC变换器的原理图免费下载
  4. 0.26 MB   |  63次下载  |  免费
  5. 3电感技术讲解
  6. 827.73 KB  |  12次下载  |  免费
  7. 4LVGL开发指南介绍
  8. 7.34 MB   |  9次下载  |  1 积分
  9. 5AD18学习笔记
  10. 14.47 MB   |  8次下载  |  2 积分
  11. 6电机驱动器电路板布局的最佳实践
  12. 3.03MB   |  7次下载  |  免费
  13. 7H桥中的电流感测
  14. 545.39KB   |  7次下载  |  免费
  15. 8TPS55288布局指南
  16. 1.75MB   |  7次下载  |  免费

总榜

  1. 1matlab软件下载入口
  2. 未知  |  935114次下载  |  10 积分
  3. 2开源硬件-PMP21529.1-4 开关降压/升压双向直流/直流转换器 PCB layout 设计
  4. 1.48MB  |  420061次下载  |  10 积分
  5. 3Altium DXP2002下载入口
  6. 未知  |  233084次下载  |  10 积分
  7. 4电路仿真软件multisim 10.0免费下载
  8. 340992  |  191363次下载  |  10 积分
  9. 5十天学会AVR单片机与C语言视频教程 下载
  10. 158M  |  183329次下载  |  10 积分
  11. 6labview8.5下载
  12. 未知  |  81578次下载  |  10 积分
  13. 7Keil工具MDK-Arm免费下载
  14. 0.02 MB  |  73804次下载  |  10 积分
  15. 8LabVIEW 8.6下载
  16. 未知  |  65985次下载  |  10 积分