SN74SSTL16837A,pdf(20-Bit SSTL

This 20-bit universal bus driver is designed for 3-V to 3.6-V V_CC operation and SSTL_3 or LVTTL I/O levels.

Data flow from A to Y is controlled by the output-enable (OE\) input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE\ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837A is characterized for operation from 0°C to 70°C.