资料介绍
The CY7C1425KV18, CY7C1412KV18, and CY7C1414KV18 are 1.8 V synchronous pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus that exists with common I/O devices. Access to each port is through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with two 9-bit words (CY7C1425KV18), 18-bit words (CY7C1412KV18), or 36-bit words (CY7C1414KV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and K and C and C), memory bandwidth is maximized while simplifying system design by eliminating bus turnarounds. Depth expansion is accomplished with port selects, which enables each port to operate independently. All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry. For a complete list of related documentation, click here.
- 如何使用 QDR(TM) II SRAM 和 DDR II SRAM 用户手册 6次下载
- CY7C1643KV18和CY7C1645KV18静态存储器的数据手册免费下载 3次下载
- SRAM 72-Mbit QDR® II+ SRAM 4 字突发架构(2.5 周期读延迟 16次下载
- SRAM 72-Mbit QDR® II SRAM 2 字突发结构 11次下载
- 18兆位DCD同步SRAM的流水线cy7c1386d 4次下载
- CY7C1350G 4兆位流水线结构的SRAM™诺伯 2次下载
- cy7c1663kv18/cy7c1665kv18数据手册 6次下载
- cy7c1381d 18兆位(512K的×36/1M×18) 流通过SRAM 5次下载
- cy7c1360c 9-mbit流水线SRAM 14次下载
- y7c1383f 18兆位(512K的×36/1M×18)流过的SRAM 3次下载
- 18兆位QDR SRAM®II 四字突发结构cy7c1315kv18-250bzxc 2次下载
- cy7c1371d/cy7c1373d,18-mbit流通的SRAM诺博(TM)体系结构 3次下载
- cy7c1312kv18/cy7c1314kv18 18兆位QDR SRAM®II双字突发结构 5次下载
- CY7C1380D-167AXC,18兆位(512K的×36/1M×18)流水线SRAM 2次下载
- 72兆位QDR®II SRAM两词突发结构CY7C1512KV18-300BZXC 4次下载
- GD32F4的TCMSRAM(紧耦合SRAM)该如何使用? 192次阅读
- 使用SRAM来代指对SRAM和PSRAM芯片的支持 922次阅读
- SRAM型FPGA在轨会遇到的问题及其影响 1264次阅读
- 超薄三路输出μModule稳压器适合PCB 的 0.5cm2面积和背面 384次阅读
- LTM4632为三个电源轨提供完整的高性能稳压器解决方案 851次阅读
- 基于Nios II和uClinux实现远程测控服务器的设计 540次阅读
- 采用5管单元的SRAM结构实现CPLD可编程电路的设计 1687次阅读
- 微雪电子CY7C68013A高速USB通信模块简介 2445次阅读
- fireflyQFN-36BT-0.5-01 QFN36 MLF36测试座介绍 1197次阅读
- Wishbone总线的突发结束 2959次阅读
- 用于DDR-QDR4存储器的超薄稳压器LTM4632 1277次阅读
- QDR SRAM接口FPGA详细Verilog代码分享 7407次阅读
- 一文详解SRAM特点和原理 1.9w次阅读
- 基于SRAM结构FPGA逻辑资源的测试编程 4584次阅读
- 低功耗6管SRAM单元设计方案 1.3w次阅读
下载排行
本周
- 1TC358743XBG评估板参考手册
- 1.36 MB | 330次下载 | 免费
- 2开关电源基础知识
- 5.73 MB | 6次下载 | 免费
- 3100W短波放大电路图
- 0.05 MB | 4次下载 | 3 积分
- 4嵌入式linux-聊天程序设计
- 0.60 MB | 3次下载 | 免费
- 5基于FPGA的光纤通信系统的设计与实现
- 0.61 MB | 2次下载 | 免费
- 651单片机窗帘控制器仿真程序
- 1.93 MB | 2次下载 | 免费
- 751单片机大棚环境控制器仿真程序
- 1.10 MB | 2次下载 | 免费
- 8基于51单片机的RGB调色灯程序仿真
- 0.86 MB | 2次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234315次下载 | 免费
- 2555集成电路应用800例(新编版)
- 0.00 MB | 33564次下载 | 免费
- 3接口电路图大全
- 未知 | 30323次下载 | 免费
- 4开关电源设计实例指南
- 未知 | 21549次下载 | 免费
- 5电气工程师手册免费下载(新编第二版pdf电子书)
- 0.00 MB | 15349次下载 | 免费
- 6数字电路基础pdf(下载)
- 未知 | 13750次下载 | 免费
- 7电子制作实例集锦 下载
- 未知 | 8113次下载 | 免费
- 8《LED驱动电路设计》 温德尔著
- 0.00 MB | 6653次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935054次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537796次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234315次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191185次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183279次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138040次下载 | 免费
评论