双3兆赫800毫安降压300毫安LDO稳压器ADP5023数据表

　　The ADP5023 combines two high performance buck regulators and one low dropout （LDO） regulator in a small， 24-lead 4 mm × 4 mm LFCSP to meet demanding performance and board space requirements. The high switching frequency of the buck regulators enables tiny multilayer external components and minimizes the board space. When the MODE pin is set high， the buck regulators operate in forced PWM mode. When the MODE pin is set low， the buck regulators operate in PWM mode when the load current is The two bucks operate out of phase to reduce the input capacitor requirement. The low quiescent current， low dropout voltage， and wide input voltage range of the ADP5023 LDO extends the battery life of portable devices. The ADP5023 LDO maintains power supply rejection greater than 60 dB for frequencies as high as 10 kHz while operating with a low headroom voltage. Regulators in the ADP5023 are activated though dedicated enable pins. The default output voltages can be externally set in the adjustable version or factory programmable to a wide range of preset values in the fixed voltage version.