资料介绍
Table of Contents
AD9279 Evaluation Board, ADC-FMC Interposer & Xilinx ML605 Reference Design
Introduction
The AD9279 is an eight channel variable gain amplifier (VGA) with a low noise preamplifier (LNA), an antialiasing filter (AAF), an analog-to-digital converter (ADC) and an I/Q demodulator with programmable phase rotation. It is a low cost, low power, small size device for applications in medical ultrasound and automotive radar. This reference design includes the device data capture and SPI interface. The samples are written to the external DDR-DRAM on ML605. It allows programming the device and monitoring it's internal registers via SPI. The reference design is based on ML605.
Supported Devices
Supported Carriers
Quick Start Guide
The reference design has been tested with ML605. However it should be easily portable to other boards (KC705, VC707, ZC702 etc.). If you find portability issues please use the engineer zone for help. The bit file provided combines the FPGA bit file and the SDK elf files. It may be used for a quick check on the system. The quick start bit file configures the AD9279 for all test modes and verifies the captured data accordingly. All you need is the hardware and a PC running a UART terminal and the programmer (IMPACT).
Required Hardware
- ML605 board
- AD9279-EBZ board & Power supply
- ADC FMC interposer board
- Signal generator (clock, optional)
- Signal generator (analog input, for data capture)
Required Software
- Xilinx ISE 14.1 (Programmer (IMPACT) is sufficient for the demo and is available on Webpack).
- A UART terminal (Tera Term/Hyperterminal), Baud rate 57600.
Bit file
- Download the gzip file and extract the sw/cf_ad9279_ebz.bit file.
Board Modifications
If you have a Rev. A version of the FMC interposer board, please do the following modifications on the board.
- Populate R209 (0ohm) and make sure R211 is NOT populated.
- Insert (cut the traces) 33ohm resistors on U201 (UG3308) Y ports (pins 11 through 17).
- Make sure that R201 through R207 are NOT populated.
Running Demo (SDK) Program
To begin make the following connections (see image below):
- Connect the AD9279-EBZ board to the FMC Interposer board.
- Connect the interposer board to the FMC-HPC connector of ML605 board.
- Connect power to ML605 and the AD9279-EBZ boards.
- Connect two USB cables from the PC to the JTAG and UART USB connectors on ML605.
- The board uses a 65MHz oscillator (OSC501) as the clock source. If using an external clock source, remove R503, set jumper J501 to the OFF position and connect a clock source to J503. Set the clock source to 80MHz/0dBm.
- Connect a signal generator to channel A SMA connector. Set the signal source to 6MHz/-3dBm.
After the hardware setup, turn the power on to the ML605 and the AD9467-2x0EBZ boards. Start IMPACT, and initialze the JTAG chain. The program should recognize the Virtex 6 device (see screenshot below). Start a UART terminal (set to 57600 baud rate) and then program the device.
If programming was successful, you should be seeing messages appear on the terminal as shown in figure below. After programming the AD9279, the program checks data capture on various test modes.
After patterns and prbs sequences are verified, if no errors are present, you may use the chipscope busplot to see the captured signal (see below). The ADC data is available on pins [11:0] of the chipscope signal. Individual channels may be enabled through the processor. The reference design runs internally at 160MHz, so two samples will appear on chipscope for default capture of the signal. The capture may be qualified with the internal data select signal (set trigger to 0x01 as the storage condition).
Chipscope capture (raw):
Chipscope capture (storage qualified):
Using the reference design
The reference design is built on a microblaze based system parameterized for linux. The reference design consists of three functional modules, a LVDS interface, a PN9/PN23/PAT monitor and a DMA interface.
The LVDS interface captures and buffers data from the ADC. The DMA interface then transfers the samples to the external DDR-DRAM. The capture is initiated by the software. The status of capture (overflow, over the range) are reported back to the software.
Registers
Please refer to the regmap.txt file inside pcores.
Good To Know
The PN23 sequence is inverted, PN9 is not inverted.
Downloads
FPGA Referece Designs:
- ML605 (source files) cf_ad9279_ebz_edk_14_4_2013_03_26.tar.gz
- ML605 (bit/sw files) cf_ad9279_ebz_sw_14_4_2013_03_26.tar.gz
Only Xilinx coregen xco files are provided with the reference design. You must regenerate the IP core files using this file. See generating Xilinx netlist/verilog files from xco files for details.
- Questions? Ask Help & Support.
Tar file contents
The tar file contains, in most cases, the following files and/or directories. To rebuild the reference design simply double click the XMP file and run the tool. To build SDK, select a workspace and use the C file to build the elf file. Please refer to Xilinx EDK documentation for details.
license.txt | ADI license & copyright information. |
system.mhs | MHS file. |
system.xmp | XMP file (use this file to build the reference design). |
data/ | UCF file and/or DDR MIG project files. |
docs/ | Documentation files (Please note that this wiki page is the documentation for the reference design). |
sw/ | Software (Xilinx SDK) & bit file(s). |
More information
-
- Example questions:
- An error occurred while fetching this feed: http://ez.analog.com/community/feeds/allcontent/atom?community=2061
- FMC-Imageon Xilinx ML605参考设计
- AD9789评估板、DAC-FMC转接器和Xilinx ML605参考设计
- AD971x/AD911x-DPG2 FMC转接器和评估板/Xilinx ML-605参考设计
- AD9129评估板、DAC-FMC插入器和Xilinx ML-605参考设计
- AD9671评估板、ADC-FMC转接器和Xilinx KC705参考设计
- AD5684R FMC-SDP转接器和评估板/Xilinx KC705参考设计
- CN0271 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD9265本地FMC卡/ML605 Xilinx参考设计
- AD9250评估板、ADC-FMC转接器和Xilinx KC705参考设计
- AD9434本地FMC卡和ML605 Xilinx参考设计
- AD9838 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD5443 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD7298 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD9467评估板、ADC-FMC插入器和Xilinx参考设计
- AD9122评估板、DAC-FMC插入器和Xilinx ML-605参考设计
- 使用MAXQ2010评估板读取温度 616次阅读
- 系统演示平台简化了从评估到原型设计的过渡 646次阅读
- Arm®ML处理器 嵌入式评估工具包介绍 1797次阅读
- Xilinx FPGA的FMC介绍 5643次阅读
- dfrobot可插拔传感器转接器简介 1043次阅读
- dfrobotWiiChuck转接器简介 1104次阅读
- 飞凌嵌入式JTAG转接板介绍 1614次阅读
- digilent FMC Pcam适配器介绍 2731次阅读
- digilent FMC-HDMI:双HDMI输入扩展子板介绍 4286次阅读
- 天嵌科技LVDS转接板-TTL-LVDS转接板规格 3772次阅读
- 2.5 GSPS高性能数模转换器——AD9739A DAC 4675次阅读
- 关于FPGA的FMC接口的详细介绍 1.1w次阅读
- 采用Xilinx ML507评估平台的APU增强型FPGA设计 1190次阅读
- 基于FPGA的DMA读写设计及中断控制 5672次阅读
- 非插入式器件如何测量? 1573次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1491次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 95次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 11次下载 | 免费
- 6100W短波放大电路图
- 0.05 MB | 4次下载 | 3 积分
- 7基于单片机和 SG3525的程控开关电源设计
- 0.23 MB | 4次下载 | 免费
- 8基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537793次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多